Important Note: 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages. 2. Any revealing of identification, appeal to evaluator and /or equations written eg. 42+8 = 50, will be treated as malpractice.

Seventh Semester B.E. Degree Examination, Aug./Sept. 2020 Advanced Computer Architecture

Time: 3 hrs. Max. Marks:100

Note: Answer FIVE full questions, selecting atleast TWO questions from each part.

PART – A

| | | PART – A |
|---|--|--|
| | | |
| 1 | a. | What are the three classes of manstream computer and their characteristics (03 Marks) |
| | b. | How do you calculate the cost of an integrated circuit in terms of wafer diameter and Die |
| | c. | area? (07 Marks) Find the number of dies per 400 mm diameter wafer for a die that is 2cm on a side. |
| | С. | (08 Marks) |
| | d. | Define module availability in thems of MTTFS and MTTR. (02 Marks) |
| | ۵. | |
| 2 | a. | How do you specify the performance of a computer? (02 Marks) |
| | b. | How do you specify the SPECRatio of a computer? (04 Marks) |
| | c. | Explain the utility of Amdahl's law. (06 Marks) |
| | d. | Suppose you want to achieve a speedup of 80 with 100 processors, what fraction of the |
| | | original computation can be sequential. (08 Marks) |
| | | |
| | | |
| 3 | a. | What is pipelining? (02 Marks) |
| | b. | What are the major hurdles of pipelining? (06 Marks) |
| | c. | Discuss how do you minimize data hazard stalls by forwarding. (06 Marks) |
| | d. | Explain delayed branch technique. (06 Marks) |
| | | |
| 1 | 0 | Explain the two types of name dependencies. (06 Marks) |
| 4 | a. b. | Explain the two types of name dependencies. (06 Marks) Discuss the advantages and disadvantages of Loop unrolling. (06 Marks) |
| | c. | Explain how you can overcome data hazard with dynamic scheduling with Tomasulo's |
| | ٠. | approach. (08 Marks) |
| | e de la compansión de l | |
| | 1 | |
| | | PART – B |
| | | |
| 5 | a. | Discuss hardware – based speculation in ILP. (10 Marks) |
| | b. | Describe the use of branch target buffer and the steps involved in handling an instruction |
| | | with BTB. (10 Marks) |
| | | |
| (| _ | Circa Elema's toward of namellal analyticature with a complex |
| 6 | a. | Gives Flynn's taxonomy of parallel architecture with examples. (04 Marks) What are two elegans of multiprocessor? |
| | b. | What are two classes of multiprocessors? (06 Marks) What is multiprocessor cache coherence? (04 Marks) |
| | c. d. | What is multiprocessor cache coherence? (04 Marks) Discuss two classes of protocols to track the sharing of a data block. (06 Marks) |
| | u. | Discuss two classes of protocols to track the sharing of a data block. (00 Marks) |

- 7 a. What are the three categories of cache organization for block placement? (08 Marks)
 - b. Assume we have a computer where clocks per instruction CPI is 1.0 when all memory access hit the cache. The only data access are loads and stores, and these total 50% of the instructions. If the miss penalty is 25 clock cycles and the miss rate is 2%, how much faster would the computer be if all instruction were cache hits.

 (06 Marks)
 - c. Explain in brief what are the six basic eache optimizations.

(06 Marks)

- Write short notes on the following:
 - a. Dynamic branch prediction in ILP
 - b. Directory based cache coherence protocol
 - c. Power equation of an integrated circuit
 - d. Handling exceptions in instruction pipeline.

(20 Marks)